You are here
Design Tools For Tela Canvas Highly Regular Circuit Geometries
Title: Sr. VP of Technology
Phone: (408) 558-6321
Email: mike@tela-inc.com
Title: CFO
Phone: (408) 558-6325
Email: peterc@tela-inc.com
Through this DARPA SBIR Phase II program, we plan to extend our previous point-solution demonstration (DARPA seedlings) to include logic, SRAM, and IO's and deliver the EDA tool to enable DoD ASICs to take full advantage of our commercial experience. Our Phase I effort to date has shown a path to the EDA tools and design infrastructure needed to meet the goals outlined above. The software engineering tool"Gridded Design Assistant"has been demonstrated for a representative set of ten standard cells. We are well along in the second part of the Phase I effort, i.e. demonstrating an SRAM bit-cell and peripheral circuitry compatible with the regular layout style used for the standard cells.
* Information listed above is at the time of submission. *