You are here

MULTIDOMAIN ADAPTIVE SPACE/TIME PROCESSING AND SYSTOLIC ARRAYS

Award Information
Agency: Department of Defense
Branch: Air Force
Contract: N/A
Agency Tracking Number: 8230
Amount: $495,303.00
Phase: Phase II
Program: SBIR
Solicitation Topic Code: N/A
Solicitation Number: N/A
Timeline
Solicitation Year: N/A
Award Year: 1989
Award Start Date (Proposal Award Date): N/A
Award End Date (Contract End Date): N/A
Small Business Information
309 Curtis St
Syracuse, NY 13208
United States
DUNS: N/A
HUBZone Owned: No
Woman Owned: No
Socially and Economically Disadvantaged: No
Principal Investigator
 Donald R Miedaner
 (315) 475-1121
Business Contact
Phone: () -
Research Institution
N/A
Abstract

THE OBJECTIVES OF THE PROPOSED PHASE I PROJECT ARE AS FOLLOWS: DEVELOP NEW ADAPTIVE SPACE/TIME ARCHITECTURES, APPLICABLE TO A FORWARD DPCA (ANTENNA MOVES NORMAL TO APERTURE PLANE), WHICH DEAL WITH JAMMING, CLUTTER, NARROWBAND INTERFERENCE, ERROR EFFECTS AND PLATFORM MOTION AS A SINGLE, INTEGRATED MULTIDOMAIN ADAPTIVE SPACE/ TIME PROCESS. THUS, ADAPTIVE SPACE/TIME TECHNOLOGY IS EXTENDED TO INCLUDE NOT ONLY THE ADAPTIVE SUPPRESSION OF JAMMING AND CLUTTER BUT ALSO THE ADAPTIVE CANCELLATION OF NARROWBAND UNINTENTIONAL INTERFERENCE, THE ADAPTIVE COMPENSATION OF ERROR EFFECTS IN THE ENVIRONMENT, ANTENNA AND RECEIVE CHANNEL AND ADAPTION TO SEVERE PLATFORM MOTION. DEVELOP THE ARCHITECTURE FOR A SYSTOLIC ARRAY DIGITAL PROCESSOR WHICH CAN PROVIDE THE REQUIRED PROCESSING POWER FOR IMPLEMENTING MULTIDOMAIN SPACE/TIME PROCESSING. GENERATE AN EXPERIMENTAL PLAN FOR PHASE II WHICH INCLUDES A SCALE-DOWN SYSTOLIC IMPLEMENTATION OF A MULTIDOMAIN ADAPTIVE SPACE/TIME PROCESSOR, WITH RF-TO-DIGITAL CONVERSION, AND A COMPUTER-DRIVEN WAVEOFRM EMULATOR BASED ON VECTOR MODULATION TECHNIQUES. THE PHASE I PROJECT WILL GENERATE AND USE A DETAILED COMPUTER MODEL WHICH WILL INCLUDE THE ENVIRONMENT (JAMMING SOURCES, CLUTTER, NARROWBAND INTERFERENCE AND TARGET RETURNS), THE ANTENNA (INCLUDING DISPERSIVE EFFECTS USING, AS REQUIRED, DETAILED ELECTROMAGNETIC MODELS), THE RECEIVE CHANNELS (CHANNEL MISMATCH ERRORS, DYNAMIC RANGE EFFECTS, ETC.) AND THE DIGITAL PROCESSOR (INCLUDING A/D CONVERSION, I/Q RESOLUTION AND SYSTOLIC ARRAY PROCESSING STRUCTURES).

* Information listed above is at the time of submission. *

US Flag An Official Website of the United States Government